SanJoseCARecruiter Since 2001
the smart solution for San Jose jobs

Principal Silicon Validation Engineer

Company: Cadence Design Systems
Location: San Jose
Posted on: May 31, 2024

Job Description:

Principal Silicon Validation Engineer page is loaded Principal Silicon Validation Engineer Apply locations SAN JOSE time type Full time posted on Posted 25 Days Ago job requisition id R42455 At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job DescriptionJoin a growing and dynamic IP team and help lead the development of best in class digital and mixed signal IP products. This is a tremendous opportunity to work with an experienced team focusing on development of high-performance IP related to DDR /LPDDR /GDDR. -The role will be a key member of technical staff in an organization responsible for IP activities including but not limited to Pre-Silicon integration and Post silicon bring-up and test support for the customers. This candidate will be the primary interface between customer and CDNS R&D team. Candidate should possess strong communication skills with ability to manage multiple priorities on day-to-day basis. Ownership of tasks, ability to collaborate with remote teams located worldwide and clear communication of status, are must-have attributes in this role. Primary Responsibilities:

  • Responsible for supporting integration / customization / post silicon bring up of CDNS DDR IP subsystems.
  • Analyze and resolve complex subsystem application or implementation issues and provide professional guidance to customers.
  • Support DDR PHY and controller SOC integration reviews, and integration questions.
  • Perform and help debug RTL and gate level simulations to verify functionality.
  • Perform and help debug Synthesis/STA scripts/constraints.
  • Participate in development of Application notes, Training materials.
  • Participate in development of CDNS documentations and checklists for customers.
  • Support post silicon bringup and deployment activities by our customers.
  • Enhance customer experience by providing prompt updates to customers. Position Requirements:
    • M.S. Electrical/Computer Engineering (or similar degree)
    • 5+ years of overall experience
    • Experience working with DDR5/4, LPDDR5/4 IP.
    • Verilog RTL design and gate level verification experience.
    • Synthesis and STA experience, back-end experience is a plus
    • Familiarity with industry standard DFT flows and test methodologies.
    • Familiarity with package and board design.
    • Ability to read schematics and participate in SI/PI reviews for customer board/package implementation Preferred Qualifications
      • Experience with DDR PHY and DSP based architectures The annual salary range for California is $128,100 to $237,900. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more. We're doing work that matters. Help us solve what others can't. Similar Jobs (1) Principal Silicon Validation Engineer locations SAN JOSE time type Full time posted on Posted 9 Days Ago About Us Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
        - Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
        #J-18808-Ljbffr

Keywords: Cadence Design Systems, San Jose , Principal Silicon Validation Engineer, Engineering , San Jose, California

Click here to apply!

Didn't find what you're looking for? Search again!

I'm looking for
in category
within


Log In or Create An Account

Get the latest California jobs by following @recnetCA on Twitter!

San Jose RSS job feeds