SanJoseCARecruiter Since 2001
the smart solution for San Jose jobs

Design Verification Engineer

Company: UST
Location: San Jose
Posted on: August 7, 2022

Job Description:


  • Experience with the latest ASIC verification methodologies, tools and scripting/programming languages
  • Knowledge of & experience with C++
  • Self-motivation and the ability to execute effectively without supervisionResponsibilities:
    • Test Content Modification and Debug - In-depth software knowledge to understand and modify, test content.
    • In particular, proficiency with C, C++, and Python are required.
    • Test Case and RTL Hardware Debug - Familiarity with RTL code in Verilog and how to view and interpret a waveform capture.
    • Test Case Execution and Debug - Ability to read and understand detailed architectural specifications, especially for understanding test coverage/intent and the debug of system level failures.

Keywords: UST, San Jose , Design Verification Engineer, Engineering , San Jose, California

Click here to apply!

Didn't find what you're looking for? Search again!

I'm looking for
in category

Log In or Create An Account

Get the latest California jobs by following @recnetCA on Twitter!

San Jose RSS job feeds