SanJoseCARecruiter Since 2001
the smart solution for San Jose jobs

Senior RTL Design Engineer

Company: Xilinx
Location: San Jose
Posted on: November 23, 2021

Job Description:

Job DescriptionDescription At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? We develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.

Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the beginning, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and improve people's lives.

If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx, we care deeply about creating significant development experiences while building a strong sense of belonging and connection. We champion an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX. Description Xilinx SERDES team develops high-performance, multi-protocol wireline transceivers in state-of-the-art CMOS processes. We are seeking a SERDES physical layer (PHY) design engineer to join our world-class team. The job responsibilities include the following:

  • RTL design of digital blocks such as calibration loops, clock-and-data recovery (CDR), equalization adaptation loops, and digital signal processing (DSP) block
  • Working with system architecture, verification, DFT, timing, PnR, and validation teams to perform pre-TO design sign-off and to bring up silicon
  • Micro-architecture: contribute or lead to deliver power and area efficient implementations of required silicon functionality Qualification This position requires M.S. in electrical engineering, computer engineering, or closely related fields, with relevant project/internship experience. Successful candidates need to demonstrate the following
    • Project/internship/work experience in implementing digital blocks through RTL design, preferably having completed at least one cycle of Synthesis and Place-and-Route of a digital circuit block.
    • Strong teamwork and--communication skills UNITED STATES: Xilinx is an equal opportunity and affirmative action employer. Applicants and employees are treated throughout the employment process without regard to race, color, religion, national origin, citizenship, age, sex, marital status, ancestry, physical or mental disability, veteran status or sexual orientation. The information requested here is used only in compliance with US Federal laws and is not gathered for employment decisions. Responses are strictly voluntary, and any information provided will remain confidential. If you choose not to "self-identify", you will not be subject to any adverse treatment.
      CANADA and EUROPE: Xilinx is an equal opportunities employer.
      SINGAPORE and AUSTRALIA: Xilinx is an equal opportunity and affirmative action employer. Applicants and employees are treated throughout the employment process without regard to age, race, gender, religion, marital status and family responsibilities, disability or sexual orientation.
      CHINA, HONG KONG, KOREA, PHILIPPINES and TAIWAN: Xilinx is an equal opportunity and affirmative action employer. Applicants and employees are treated throughout the employment process without regard to race, color, religion, national origin, citizenship, age, sex, marital status, ancestry, physical or mental disability, veteran status or sexual orientation.

Keywords: Xilinx, San Jose , Senior RTL Design Engineer, Engineering , San Jose, California

Click here to apply!

Didn't find what you're looking for? Search again!

I'm looking for
in category
within


Log In or Create An Account

Get the latest California jobs by following @recnetCA on Twitter!

San Jose RSS job feeds